] Design methodology of high performance on-chip global interconnect using terminated transmission-line,
, 2009 10th International Symposium on Quality Electronic Design, p.451–458, (2009)
Low power passive equalizer design for computer memory links,
, 2008 16th IEEE Symposium on High Performance Interconnects, p.51–56, (2008)
On-chip bus signaling using passive compensation,
, 2008 IEEE-EPEP Electrical Performance of Electronic Packaging, p.33–36, (2008)
Analysis and Optimization of Low-Power Passive Equalizers for CPU–Memory Links,
, IEEE Transactions on Components, Packaging and Manufacturing Technology, Volume 1, Number 9, p.1406–1420, (2011)